DC measurements and transmission line method measurements have been carried out on field oxide NMOSTs made in a 0.8 p m CMOS process. Analysis shows that DC measurements can be applied for fast ESD related feedback to submicron process development.
INTRODUCTION
In process development and in production, there is a need for simple and fast evaluation of electrostatic discharge (ESD) behaviour. Automated DC measurements on the wafer would present the fastest alternative provided that there is a clear correlation between DC measurements and ESD behaviour. To assess such H correlation, DC measurements and transmission line method (TLM) measurements were carried out on field oxide NMOSTs made in a 0.8 pm process technology. The DC and TLM have been compared using the rectangular box approximation for the thermal behaviour. * In this paper, the experimental set-up and results will be presented first. Then, differences and similarities between the two types of measurements will be discussed. The methods will be compared using thermal behaviour modelling. Finally, the main parameters for ESD process monitoring will be presented.
EXPERIMENTAL SET-UP
Characterization of ESD structures is well achieved with a transmission line pulse generator. The generator produces constant current pulses with 1 ns risetime and pulse width dependent on the transmission line length. The high current stress pulse width was 100 ns, which is considered closest to that of human body model ESD stress.2* During a pulse, the voltage and current across a test structure are measured with a fast oscilloscope (the HP54111D digital storage oscilloscope). From these data the I-V characteristics of the structures can bc obtained.
The devices were subjected to quasi-static DC current sweep using an HP4142B source monitor unit. A typical sweep in this investigation had a time interval of 0.1 s per step and a total duration of 10 s using a logarithmic incremental current sweep from 1 nA to 500 mA. Photon emission microscopy was employed on several devices to verify the current paths. In this section, the results of the experiments will be presented. The holding voltage and the effect of the differential resistance in the wapback region on the second breakdown voltage are treated first. Then the effect of width, contact to LOCOS spacing and length are discussed.
The holding voltage and the differential resistance in the snapback region together determine the voltage shunting capabilities of the device. The holding voltages and the differential resistance in the snapback region were determined through TLM and DC measurements, where the difference between the two measurement methods was less than 5 per cent.
The dependency of the holding voltage on the device length is depicted in Figure 3 The effect of device width on the second breakdown current, It2, was measured both with TLM and DC, and is depicted in Figure 6 . The threshold for second breakdown is linearly scaling with device width up to 175 pm. The 350 pm device is a fingered structure (2 X 175 pm). A photon emission study showed that only one transistor was conducting after snapback. This can be attributed to the fact that the lateral doping profiles of the two transistors differ considerably due to a tilted implantation. This difference affects the collector-base breakdown voltage and current. Therefore, only one transistor will go into snapback.
The contact to LOCOS spacing is often used as a spreading resistance, which will delay the advent of hot-spot formation at the drain junction. The effect of contact to LOCOS spacing (R,) on the second breakdown current is depicted in Figure 7 . The trend in both TLM and DC measurements was found to be the same. When R, becomes more than 7 pm the second breakdown current saturates as a result of a change in failure mechanisms: from aluminium melting to silicon melting.6 For DC measurements, the field oxide transistors with polysilicon gates exhibit a larger spread in Ztz values. This was probably due to non-uniform current flow.
Scaling of the device length is known to have no effect on the second breakdown current. Figure 8 shows the results of TLM and DC measurements.
The TLM indeed do not reveal any dependency on length, whereas the DC measurements indicate length dependency. For larger gate lengths lower second breakdown currents are observed. Here, the DC measurement seems to fail in predicting the high current behaviour.
DISCUSSION: COMPARISON BETWEEN DC
CURRENT AND CURRENT PULSE During ESD events, second breakdown is the main mechanism for catastrophic damage of NMOS tran- The values of a, b , c and tb can be derived from the TLM. When the current is scaling with the device width, the current is assumed to be injected throughout the whole device width, and therefore the value of a is the actual device width. That leaves only b and c to be determined. The values for b and c were determined using a power-to-failure versus time-to-failure curve. For an average time to failure, t, of 50 ns, with reasonable values for the length and depth of the rectangular box, equation (1) gave P T L M I P D C = 4. Which was comparable with the experimentally determined value P T L M / P D C of 6-2 that had a spread of 0.7 for 20 measurements.
Other parameters suitable for monitoring ESD behaviour by means of DC measurements are the holding voltage V , and the differential resistance in the snapback region. They can be applied to estimate the voltage drop at the drain, which is an important value for the determination of the protective device properties for gate oxides in input circuits. Since they can be determined with reasonable accuracy with DC measurements, both can easily be used in automated measurements.
The DC measurements can effectively be applied to predict high current stress behaviour, when width or contact to LOCOS spacing are varied. The DC measurements, however, fail to predict the high current behaviour for longer device lengths, which was not observed by Amerasekera et al. This is believed to be the result of the region in which the heat is dissipated not being the same for different lengths when compared to the transistor length. For larger transistor lengths, Joule heating in the channel becomes more important. An extension of the model to include heating of adjacent areas seems appropriate. This will remain a subject for further research.
CONCLUSIONS
The correlation between high current ESD behaviour and low current quasi-static measurements shows that DC measurements can be applied to derive the ESD high current behaviour for this 0.8 p,m process. Using the process specific ratio ( PTLMIPDC), one can determine the high current ESD behaviour. Moreover, the outcome of the correlation study opens up the way for fast feedback procedures in process development. The ratio ( PTLM/ PDc) was determined for different devices, and appears to be well in accordance with the value obtained from thermal heat equation. The main parameters for correlation of TLM and DC measurements have been identified.
